

ABSTRACT OF THE DISCLOSURE

A system-on-chip (SOC) device or a random access memory (RAM) chip includes a RAM block. The RAM block includes memory cells, each of which has three transistors. Each memory cell is
5 coupled to both a read bit line and a write bit line. A transparent continuous refresh mechanism has been implemented to read the content of a memory cell and re-write it back to the memory cell without disturbing the access (read/write) cycle, making refresh operations transparent to the system level. The
10 continuous refresh mechanism includes a collision detection mechanism to prevent writing and reading the same memory cell at the same time.

15 JEJ/sd

SD PAS541603.1--*-01/27/04 8:58 AM